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This work describes the electron-beam (e-beam) lithography process developed to manufacture nano 
interdigital transducers (IDTs) to be used in high frequency (GHz) surface acoustic wave (SAW) applica-
tions. The combination of electron-beam (e-beam) lithography and lift-off process is shown to be effective 
in fabricating well-defined IDT finger patterns with a line width below 100 nm with a good yield. Working 
with insulating piezoelectric substrates brings about e-beam deflection. It is also shown how a very thin 
organic anti-static layer works well in avoiding this charge accumulation during e-beam lithography on 
the resist layer. However, the use of this anti-static layer is not required with the insulating piezoelectric 
layer laying on a semiconducting substrate such as highly doped silicon. The effect of the e-beam dose 
on a number of different layers (of insulating, insulating on semiconducting, semiconducting, and con-
ductive natures) is provided. Among other advantages, the use of reduced e-beam doses increases the 
manufacturing time. 
The principal aim of this work is to explain the interrelation among e-beam dose, substrate nature and 
IDT structure. An extensive study of the e-beam lithography of long IDT-fingers is provided, in a wide 
variety of electrode widths, electrode numbers and electrode pitches. It is worthy to highlight that this 
work shows the influence of the e-beam dose on five substrates of different conductive nature. 
1. Introduction 
Surface acoustic wave (SAW) devices are now essential com-
ponents in mobile communication and radar systems, among 
other applications. To achieve higher frequency demands the 
development of reliable lithography techniques, able to produce 
interdigital transducers (IDT) of several hundred periods with a 
reduced wavelength. 
Smith (1974) explains thoroughly how to develop SAW devices 
by different lithography techniques as photolithography, electron 
lithography and X-ray lithography, comparing advantages and dis-
advantages of each technique. At that time, photolithography was 
the most convenient and economical technique, but scanning-
electron-beam lithography was already suggested to be the future 
solution for complex high-resolution patterns. Yamanouchi et al. 
(1988) produced 10 GHz SAW devices based on LiNb03 with 85 nm 
wide e-beam lithography IDT-fingers. Contrary to thin films, this 
substrate cannot be integrated in the CMOS technology. 
The piezoelectric properties of the Ill-nitride semiconductors 
have attracted much attention in the last decade for the fab-
rication of high frequency acoustic wave devices, by means of 
electron beam lithography and lift-off process. Due to the poor 
electrical conductivity and low chemical reactivity of these mate-
rials (in particular A1N), Palacios et al. (2002) tested several 
resist/metal multilayers, both by experiments and simulations, 
the most successful being the resist/metal/semiconductor and 
the resist/metal/resist/semiconductor schemes. Hatekeyama et al. 
(2004) achieved IDT-fingers of 180 nm wide; reduced size designs 
of lOOnm wide showed a poor production yield. Recently, SAW 
devices at 5 GHz have been fabricated on AIN/Si and GaN/Si 
structures by Neculoiu et al. (2009) and Müller et al. (2010), 
respectively. These high frequency devices in general show high 
losses likely due to the design of the test structures or impedance 
mismatch. 
In addition to the lithography, the use of materials (layers and/or 
substrates) with high stiffness coefficients and low density also 
increases the device frequency. The most typical example is the 
AIN/diamond combination, used by Iriarte (2009) to fabricate SAW 
devices at 1 GHz with photolithographic IDT. E-beam devices oper-
ating at 5 GHz were developed by Kirsh et al. (2006). Assouar et al. 
(2007) also used the AIN/diamond structure to achieve SAW devices 
at 8 GHz with good temperature stability. 
In summary, compared to the conventional optical lithogra-
phy, e-beam lithography is most useful and practical for laboratory 
work, offering a better line resolution and a cost effective solution 
for iteration design-test structure. However, e-beam lithography 
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Fig. 1. Matrix of IDTs used in this work. 
poses some disadvantages from the technical side, and charge accu-
mulation and dose effects must be carefully considered. In this 
work, we have applied e-beam lithography and lift-off techniques 
for the fabrication of IDTs on five substrate types of different con-
ductivity. Through this process, it is shown that well-defined IDT 
finger patterns with line widths below lOOnm can be fabricated 
at a good yield in conductive or semiconducting layers, but also 
on thin insulating layers deposited on conductive or semiconduct-
ing substrates. It is also shown that the use of a very thin organic 
antistatic layer is effective in minimizing the charge up issue for 
e-beam exposure on insulating substrates. As a result of this proce-
dure, a SAW device with narrow electrode lines has been fabricated 
on AIN/diamond which operates at frequencies higher than 10 GHz. 
2. Experimental procedure 
The effect of the e-beam dose has been studied on five substrates 
of different character as regard the exposing e-beam. The substrates 
studied are the following ones: 
Platinum (Pt): conducting layer 
Silicon (Si): semiconducting layer 
A1N on Si: piezoelectric on semiconducting layer 
A1N on A1203: piezoelectric on insulating layer 
AI2O3 (alumina): insulating layer 
The e-beam dose time has been varied in the range 
of 0.40-0.70 (JLS in 0.05 \±s steps. The field size used is of 
600 |jim x 600 |jim; the amount of dots per field is 60.000. Dose time 
(Dt) in this work refers to the time the e-beam spends on each of 
these dots. 
Table 1 
E-beam lithography conditions. 
Resist 
Resist thickness 
Ace. voltage 
Beam current 
Resist sens. 
Field size 
ZEP520-12 
150 nm 
50 kV 
500 pA 
220|xC/cm2 
600|xm x 600 |xm 
In order to properly study the achievable resolution on each 
substrate, a matrix of IDTs has been used. Within this matrix, the 
line width goes from 300 nm down to lOnm in steps of 20 nm, 
whereas the finger pitch is varied from 500nm down to lOnm in 
20 nm steps. The length of the electrodes is 20 |jim. Fig. 1 shows its 
whole appearance. 
The resist ZEP520 (diluted 1:2) was spinned at 5000 rpm during 
1 min, which resulted in a resist thickness of approximately 150 nm. 
After the e-beam lithography step, a thin Cr/Al layer (5 nm/20 nm) 
was evaporated on each sample. Chrome (Cr) was used to enhance 
the adhesion of the Al layer to the underlying substrate. After evap-
oration, the samples were introduced on a 1 -methyl-2-pyrrolidone 
bath at 85 °C for 2 h to lift-off the resist and the metal on top of it. 
The lines remaining on the substrate were analyzed on the SEM, 
both after resist development as well as after the lift-off. 
Both the exposure and imaging analysis after the resist develop-
ment were performed by means of an e-beam lithography system 
based on a field-emission type filament (CRESTEC CABL-9500C). 
The system has a 50 keV column and resolves a minimum line width 
of 10 nm with a minimum beam diameter of 2 nm. The lowest AC 
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Fig. 2. Minimum dose times (|xs) suggested fore-beam lithography of different IDTs 
on Pt substrates. 
Fig. 3. (a) 50 nm and (b)30nm wide electrodes with (on the pattern) 100 nm pitch on a platinum (Pt) substrate, patterned with 65 |xs and 70 |xs doses times, respectively. 
voltage is 5 kV, and the beam current can be varied from 5 pA to 
lOOnA. A beam position stability of ±30nm/5 h is guaranteed as 
well as a 2 nm work stage resolution. 
When working with insulating substrates, an organic anti-static 
layer (Espacer 300Z, Showa Denko) is used to avoid the charge accu-
mulation. The layer scarcely influences the resolution of the e-beam 
lithography when this is done on semiconducting or metallic sub-
strates, but it strongly influences the minimum resolution when 
working directly on insulating substrates. 
Details of the process are as follow: 
1. Spin coating of e-beam resist (ZEP520, Zeon) on a cleaned 
substrate: The thickness of the resist layer is chosen properly 
considering the trade-off between the required resolution and 
the electrode thickness. That is, it is empirically known that the 
resist layer thickness should be at least 100 nm thicker than the 
metal thickness for the following lift-off process, though the res-
olution increases with a decrease in the resist layer thickness. 
2. Hard-baking: The resist was hard baked for 2 min at 190 °C. 
3. Spin coating of antistatic layer (Espacer 300Z, Showa Denko), 
when required (only for insulating substrates): The thickness of 
the anti-static layer is of about 20 nm when spinned at 3000 rpm 
for 60 s. 
4. E-beam exposure: The dose amount should be decided properly 
by taking into account the substrate material. See Table 1 for 
other parameters used. 
5. When required, removal of anti-static layer: This process is per-
formed by simply immersing the specimen in distilled water for 
a few seconds. 
6. Resist development by dipping in ZED-N50 (Zeon) developer for 
60 s and rinse by blowing with N2 for a few seconds. 
7. Deposition of a very thin (5 nm) Cr film for adhesion improve-
ment and a 20 nm thin Al film on the specimen by vacuum 
evaporation. 
8. Removal of the resist layer (lift-off) by immersion in 1-methyl-
2-pyrrolidinone at 85 °C. 
3. Results and discussion 
The results obtained on each of the five different substrates are 
analyzed either after resist development or after lift-off for reasons 
explained in each particular case. In the following, the IDT will be 
named after the line width or pitch used; e.g., Wl 00 stands for elec-
trode line width of 100 nm and P200 stands for electrode line pitch 
of 200 nm, where pitch is defined here as the distance resulting 
from the sum of the electrode width and the space in-between the 
sides of two adjacent electrodes facing each other. 
3.1. Platinum (Pt) 
Fig. 2 shows the range of times in \±s suggested for several com-
binations of IDT line width (W) and pitch (P). Some results are 
shown in Fig. 3. 
E-beam times of 0.40 \±s and 0.45 \±s were too low and did 
not delivered good results. A 0.50 \±s dose time was enough for 
W100:P200, but W100:P160 was not resolved even using the 
longest time (0.70 jis). The W80:P160 ratio required a Dt of at least 
0.60 |JLS. 
In summary, for lithography on Pt substrate, the best results 
are usually achieved using dose times of 0.70 \±s. Shorter times as 
low as 0.50 (JLS were good enough for 100 nm wide electrodes on a 
200 nm pitch, and could be used to speed up the e-beam lithogra-
phy process. Line widths of 20 nm and below would require further 
optimization. 
3.2. Silicon (Si) 
As shown in Fig. 4, Dt of at least 0.65 \±s is suggested for 
W100:P200. Line widths down to 20 nm could be obtained on a 
lOOnm pitch, but the electrode edges were not resolved. Lines 
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Fig. 4. Minimum Dt (|xs) for e-beam lithography suggested for several IDTs on Si 
substrates. 
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Fig. 5. Silicon substrate: (a)40nm electrodes on a (on the pattern) 100 nm pitch (60 |xs). (b) 20 nm electrodes on a 100 nm pitch showing some discontinuity (70 |xs). 
below 20 nm in width require special optimization. Some results 
are shown in Fig. 5. 
3.3. AINonSi 
In this section we describe the patterning of IDTs on A1N lay-
ers, 1.5 |jim thick, deposited by reactive sputtering on Si substrates. 
Despite the non-conductive nature of the A1N film, the AIN/Si sys-
tem does not require the use of an antistatic layer for successful 
e-beam lithography. 
However, due to charging effects, SEM cannot be used to analyze 
the sample after resist development. We tried to spin the antistatic 
layer to a higher speed in order to make it thinner (less than 20 nm) 
in an attempt to analyze the lines obtained. The charging effect 
could not be avoided; moreover, the resist tends to get slightly 
wider after a long exposure to the e-beam during SEM analysis. 
Therefore, no SEM analysis of the "as developed" samples could be 
done. Instead, the lift-off step was done, and the analysis of the 
results by SEM was used to determine the achievable electrode 
width-electrode pitch ratio under each dose time. As shown in 
Fig. 6, higher times are required on the AIN/Si system as compared 
to the Pt or Si systems. 
Dose times below 0.65 \±s are not recommended on the AIN/Si 
substrate system, at least without using an antistatic layer. 
Line widths below 50 nm require special optimization and/or 
the use of an antistatic layer. The manufacture of lOOnm wide 
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Fig. 6. Minimum Dt (|xs) suggested for e-beam patterning of IDTs on AIN/Si struc-
tures. 
electrodes required pitches above 200 nm, but 80 nm wide lines at 
160nm pitch could be defined by lift-off at very good yield (Fig. 7). 
3.4. Al203 and AIN/A1203 
When fabricating IDTs on insulating materials by e-beam lithog-
raphy, an antistatic polymer layer such as the Espacer 300Z (Showa 
Denko) should be used. This is the case discussed in this section 
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Fig. 7. E-beam patterning of IDTs on AIN/Si structures using 70|xs dose times: (a) 100 nm electrodes on a300nm pitch, (b) 80 nm electrodes on a 160 nm pitch showing 
some discontinuity. 
Fig. 8. (a) Charging effect shown on image's left half. (b)Use of Espacer300Z(ShowaDenko) forSEM analysis after resist development. 
for the lithography and lift-off on A1203 substrate and A1N/A1203 
structures. Actually, insulating substrates show a difficulty for SEM 
analysis after resist development of the achieved resolution due to 
charging effects. Fig. 8a shows a difference between an area where 
the antistatic layer is present (right half of the image), and an area 
where it was not used (left half of the image). Due to charging 
effects, SEM cannot be used directly to analyze the sample after 
resist development. Although the Espacer 300Z layer is only 20 nm 
thick, neither can it be used for SEM analysis after resist devel-
opment. The 20 nm thin layer does not follow the contour of the 
developed resist lines, as shown in Fig. 8b. We tried to spin the anti-
static layer to a higher speed in order to make it thinner (<20 nm) in 
an attempt to analyze the lines developed. The charging effect could 
not be avoided and hence no SEM analysis of the "as developed" 
samples could be done. Moreover, the resist tends to get slightly 
wider after a prolonged exposure to the e-beam during SEM anal-
ysis. For these reasons, the attempt to analyze the "as developed" 
structures was abandoned. 
Instead, the lift-off step was done and the results of it, which 
could indeed be inspected under the SEM, were used to determine 
the achievable electrode width-electrode pitch ratio under each 
dose time. 
As shown in Fig. 9, this substrate system showed to be more 
critical regarding the pitch. Thus, lift-off of electrode pitches below 
lOOnm could not be successfully done for sub-100nm width 
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Fig. 9. Minimum doses (|xs) suggested on A1N/A12 03 and Al2 03 substrate system. 
electrodes. However, it is remarkable to see how widths as small as 
60 nm and even 50 nm could be done using times as short as 0.50 u,s 
and 0.55 u,s. These good results are due to the use of the antistatic 
layer. ZEP520 resist has a sensitivity of 220 u,C/cm2. According to 
this, the calculated dose for the field size (600 u,m x 600 u,m), volt-
age and current of e-beam used as well as for the amount of dots per 
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Fig. 10. Sapphire (Al203) substrate: (a) 60 nm electrodes on a 400 nm pitch (dose time of 50 |xs). (b)60nm electrodes on300nm pitch (dose time of 70|xs). 
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Fig. 11. Reflection coefficient of a 200 nm electrode width SAW resonator. 
field used (60.000) should be 0.44 \±s, close to the dose times used 
for patterning the IDTs. As displayed in Fig. 10, IDTs with 60 nm 
wide electrodes after lift-off can successfully be manufactured on 
the AIN/AI2O3 system, by using the techniques described above. 
3.5. SAW device 
In order to exploit the procedures discussed above, SAW devices 
with electrodes widths from 100 to 200 nm were processed on an 
AlN/diamond heterostructure in order to increase the frequency 
at which they operate. During e-beam exposure, the AlN/diamond 
heterostructure is equal to the AI2O3 and AIN/AI2O3 systems in 
terms of charge building effects. Thus the use of the antistatic layer 
was also required in this case. 
A1N films 600 nm thick were deposited in a home built 
balanced magnetron sputter deposition system on microcrys-
talline diamond substrates. These substrates were fabricated by 
a chemical vapour deposition (CVD) and polished. The IDT of 
the device consists of 100 fingers with an electrode width of 
200 nm. Fig. 11 shows the reflection coefficient of a SAW resonator 
showing three resonances, the Rayleigh mode at 11.0 GHz, and 
some other confined modes at 13.1 and 14.4 GHz, respectively. 
Improved devices are under way to further increase the operating 
frequencies. 
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4. Conclusions 
This work shows that line widths of 100 nm and above can easily 
be resolved using the calculated dose of resists. However, the manu-
facture of sub 100 nm lines requires higher doses depending on the 
substrate as well as on the finger width/pitch ratio. The dose time 
required for the fabrication of IDTs of variable line width and line 
pitch patterned by e-beam lithography has been determined for 
five substrates of different conductive character. Platinum, silicon 
and AIN/Si substrates do not require the use of an antistatic layer to 
obtain line widths below lOOnm. However, e-beam patterning of 
these lines on insulating substrates (A1N/A1203 and A1203) requires 
the use of such layer. We have used this procedure to fabricate SAW 
devices on AlN/diamond structures, operating above 10 GHz. 
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